

CLAIMS

What is claimed is:

- 1 1. A method comprising:
2 removing a work item of a plurality of work items from an enabled expansion bus
3 schedule data structure;
4 generating a coherency signal utilizing an expansion bus host controller in
5 response to removing said work item from said enabled expansion bus schedule data
6 structure; and
7 reclaiming said work item in response to generating said coherency signal.
- 1 2. The method as set forth in claim 1, wherein said enabled expansion bus schedule
2 data structure comprises an asynchronous schedule including a plurality of queue heads
3 and removing said work item from said enabled expansion bus schedule data structure
4 comprises unlinking a first queue head of said plurality of queue heads from said
5 asynchronous schedule.
- 1 3. The method as set forth in claim 2, wherein said plurality of queue heads includes
2 a second queue head, said second queue head includes a horizontal link pointer to said
3 first queue head, and unlinking said first queue head from said asynchronous schedule
4 comprises modifying said horizontal link pointer of said second queue head.
- 1 4. The method as set forth in claim 2, said method further comprising:
2 generating a command signal in response to removing said work item from said
3 enabled expansion bus schedule data structure; wherein,
4 generating a coherency signal utilizing an expansion bus host controller in
5 response to removing said work item from said enabled expansion bus schedule data
6 structure comprises generating a status signal utilizing said expansion bus host controller
7 in response to generating said command signal.

1 5. The method as set forth in claim 1, wherein generating a coherency signal
2 utilizing an expansion bus host controller in response to removing said work item from
3 said enabled expansion bus schedule data structure comprises:

4 traversing said plurality of work items according to a sequence;
5 storing a copy of a work item within a memory in response to traversing said
6 plurality of work items; and
7 generating a coherency signal utilizing said copy of said work item.

1 6. The method as set forth in claim 5, wherein generating a coherency signal
2 utilizing said copy of said work item comprises:

3 detecting a removal of said copy of said work item from said memory in response
4 to removing said work item from said enabled expansion bus schedule data structure; and
5 generating a coherency signal in response to detecting said removal of said copy
6 of said work item from said memory.

1 7. The method as set forth in claim 6, wherein detecting a removal of said copy of
2 said work item from said memory in response to removing said work item from said
3 enabled expansion bus schedule data structure comprises detecting a cache flush
4 operation.

1 8. The method as set forth in claim 5, wherein generating a coherency signal
2 utilizing said copy of said work item comprises:

3 identifying an accessible work item of said plurality of work items utilizing said
4 copy of said work item; and
5 generating a coherency signal in response to traversing beyond said accessible
6 work item in said sequence.

1 9. The method as set forth in claim 5, said method further comprising:

2 executing a transaction on a Universal Serial Bus in response to traversing said
3 plurality of work items.

1 10. The method as set forth in claim 1, said method further comprising storing each
2 of said plurality of work items within a memory, wherein reclaiming said work item in
3 response to generating said coherency signal comprises freeing a portion of said memory
4 associated with said work item.

1 11. A machine-readable medium that provides instructions which when executed by
2 a machine cause said machine to perform operations comprising:
3 removing a work item of a plurality of work items from an enabled expansion bus
4 schedule data structure;
5 generating a coherency signal utilizing an expansion bus host controller in
6 response to removing said work item from said enabled expansion bus schedule data
7 structure; and
8 reclaiming said work item in response to generating said coherency signal.

1 12. The machine-readable medium as set forth in claim 11, wherein said enabled
2 expansion bus schedule data structure comprises an asynchronous schedule including a
3 plurality of queue heads and removing said work item from said enabled expansion bus
4 schedule data structure comprises unlinking a first queue head of said plurality of queue
5 heads from said asynchronous schedule.

1 13. The machine-readable medium as set forth in claim 12, wherein said plurality of
2 queue heads includes a second queue head, said second queue head includes a horizontal
3 link pointer to said first queue head, and unlinking said first queue head from said
4 asynchronous schedule comprises modifying said horizontal link pointer of said second
5 queue head.

1 14. The machine-readable medium as set forth in claim 12, said operations further
2 comprising:
3 generating a command signal in response to removing said work item from said
4 enabled expansion bus schedule data structure; wherein,
5 generating a coherency signal utilizing an expansion bus host controller in
6 response to removing said work item from said enabled expansion bus schedule data

7 structure comprises generating a status signal utilizing said expansion bus host controller
8 in response to generating said command signal.

1 15. The machine-readable medium as set forth in claim 11, wherein generating a
2 coherency signal utilizing an expansion bus host controller in response to removing said
3 work item from said enabled expansion bus schedule data structure comprises:
4 traversing said plurality of work items according to a sequence;
5 storing a copy of a work item within a memory in response to traversing said
6 plurality of work items; and
7 generating a coherency signal utilizing said copy of said work item.

1 16. The machine-readable medium as set forth in claim 15, wherein generating a
2 coherency signal utilizing said copy of said work item comprises:
3 detecting a removal of said copy of said work item from said memory in response
4 to removing said work item from said enabled expansion bus schedule data structure; and
5 generating a coherency signal in response to detecting said removal of said copy
6 of said work item from said memory.

1 17. The machine-readable medium as set forth in claim 16, wherein detecting a
2 removal of said copy of said work item from said memory in response to removing said
3 work item from said enabled expansion bus schedule data structure comprises detecting a
4 cache flush operation.

1 18. The machine-readable medium as set forth in claim 15, wherein generating a
2 coherency signal utilizing said copy of said work item comprises:
3 identifying an accessible work item of said plurality of work items utilizing said
4 copy of said work item; and
5 generating a coherency signal in response to traversing beyond said accessible
6 work item in said sequence.

1 19. The machine-readable medium as set forth in claim 15, said operations further
2 comprising:

3 executing a transaction on a Universal Serial Bus in response to traversing said
4 plurality of work items.

1 20. The machine-readable medium as set forth in claim 11, said operations further
2 comprising storing each of said plurality of work items within a memory, wherein
3 reclaiming said work item in response to generating said coherency signal comprises
4 freeing a portion of said memory associated with said work item.

1 21. An apparatus comprising:
2 a command register including a command signal bit to indicate a removal of a
3 work item from an expansion bus schedule data structure including a plurality of work
4 items;
5 a status register including a status signal bit to notify an expansion bus host
6 controller driver that said work item may be reclaimed; and
7 a microcontroller to process said expansion bus schedule data structure and to
8 modify said status signal bit of said status register in response to said removal of said
9 work item from said expansion bus schedule data structure.

1 22. The apparatus as set forth in claim 21, wherein said expansion bus schedule data
2 structure comprises a Universal Serial Bus (USB) asynchronous schedule.

1 23. The apparatus as set forth in claim 21, further comprising a cache memory to
2 store a copy of a work item; wherein said microcontroller to process said expansion bus
3 schedule data structure and to modify said status signal bit of said status register
4 comprises:

5 a microcontroller to traverse said plurality of work items according to a sequence,
6 to store said copy of said work item within said cache memory, and to modify said status
7 signal bit of said status register utilizing said copy of said work item.

1 24. The apparatus as set forth in claim 23, wherein said microcontroller to modify
2 said status signal bit of said status register utilizing said copy of said work item
3 comprises:

4 a microcontroller to modify said status signal bit of said status register in
5 response to a removal of said copy of said work item from said cache memory.

1 25. The apparatus as set forth in claim 24, wherein said microcontroller to modify
2 said status signal bit of said status register in response to a removal of said copy of said
3 work item from said cache memory comprises a microcontroller to modify said status
4 signal bit of said status register in response to a cache flush operation.

1 26. The apparatus as set forth in claim 23, wherein said microcontroller to modify
2 said status signal bit of said status register utilizing said copy of said work item
3 comprises:

4 a microcontroller to identify an accessible work item of said plurality of work
5 items utilizing said copy of said work item and to modify said status signal bit of said
6 status register in response to a traversal beyond said accessible work item in said
7 sequence.

1 27. A computer system comprising:

2 a memory to store an expansion bus schedule data structure including a plurality
3 of work items;

4 an expansion bus host controller comprising:

5 a command register including a command signal bit;

6 a status register including a status signal bit; and

7 a microcontroller to process said expansion bus schedule data structure
8 and to modify said status signal bit of said status register in response to a
9 modification of said command signal bit; and

10 a processor to remove a work item of said plurality of work items from said
11 expansion bus schedule data structure, to modify said command signal bit in response to
12 said removal of said work item from said expansion bus schedule data structure; and to
13 reclaim said work item in response to a modification of said status signal bit.

1 28. The computer system as set forth in claim 27, wherein said expansion bus host
2 controller further comprises a cache memory to store a copy of a work item and said

3 microcontroller to process said expansion bus schedule data structure and to modify said
4 status signal bit of said status register comprises:

5 a microcontroller to traverse said plurality of work items according to a sequence,
6 to store said copy of said work item within said cache memory, and to modify said status
7 signal bit of said status register utilizing said copy of said work item.

1 29. The computer system as set forth in claim 28, wherein said microcontroller to
2 modify said status signal bit of said status register utilizing said copy of said work item
3 comprises:

4 a microcontroller to modify said status signal bit of said status register in
5 response to a removal of said copy of said work item from said cache memory.

1 30. The computer system as set forth in claim 28, wherein said microcontroller to
2 modify said status signal bit of said status register utilizing said copy of said work item
3 comprises:

4 a microcontroller to identify an accessible work item of said plurality of work
5 items utilizing said copy of said work item and to modify said status signal bit of said
6 status register in response to a traversal beyond said accessible work item in said
7 sequence.